Prof. Choi`s R.P.

Home > People > Professor > Prof. Choi`s R.P.

  • 35 M. Jun, Y. Park, Y. Hyun, T. Zyung, M. Jang, and S.‐J. Choi "High performance platinum‐silicided p‐type Schottky barrier metal‐oxide‐semiconductor field‐effect transistors scaled down to 30 nm" Journal of Vacuum Science & Technology B, Vol. 29 No. 3 pp. 032211, 2011-05
  • 34 D.‐I. Moon, S.‐J. Choi, C.‐J. Kim, J.‐Y. Kim, J.‐S. Lee, J. S. Oh, G. S. Lee, Y. C. Park, D. W. Hong, D. W. Lee, Y. S. Kim, J. W. Kim, and Y.‐K. Choi "Silicon Nanowire All‐Around Gate MOSFETs Built on a Bulk Substrate by All Plasma‐Etching Routes" IEEE Electron Device Letters, Vol. 32 No. 4 pp. 452–454, 2011-04 PDF
  • 33 S.‐J. Choi, T.‐H. Kwon, H. Im, D.‐I. Moon, D. J. Baek, M.‐L. Seol, J. P. Duarte, and Y.‐K. Choi "A Polydimethylsiloxane (PDMS) Sponge for the Selective Absorption of Oil from Water" ACS Applied Materials and Interfaces, Vol. 3 pp. 4552–4556, 2011-03 PDF
  • 32 S.‐J. Choi, D.‐I. Moon, S. Kim, J. P. Duarte, and Y.‐K. Choi "Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors" IEEE Electron Device Letters, Vol. 32 No. 2 pp. 2010–2012, 2011-02 PDF
  • 31 S.‐J. Choi, C.‐J. Choi, J.‐Y. Kim, M. Jang, and Y.‐K. Choi "Analysis of Transconductance (gm) in Schottky‐ Barrier MOSFETs" IEEE Transactions on Electron Devices, Vol. 58 No. 2 pp. 427–432, 2011-02 PDF
  • 30 C.‐J. Kim, S.‐J. Choi, S. Kim, J.‐W. Han, H. Kim, S. Yoo, and Y.‐K. Choi "Photoinduced Memory with Hybrid Integration of an Organic Fullerene Derivative and an Inorganic Nanogap‐Embedded Field‐Effect Transistor for Low‐Voltage Operation" Advanced Materials, Vol. 23 No. 29 pp. 3326–3331, 2011-01 PDF
  • 29 S. Kim, S.‐J. Choi, and Y.‐K. Choi "Interface‐Trap Analysis by an Optically Assisted Charge‐Pumping Technique in a Floating‐Body Device" IEEE Electron Device Letters, Vol. 32 No. 1 pp. 84–86, 2011-01 PDF
  • 28 J.‐M. Choi, J.‐W. Han, S.‐J. Choi, and Y.‐K. Choi "Analytical Modeling of a Nanogap‐Embedded FET for Application as a Biosensor" IEEE Transactions on Electron Devices, Vol. 57 No. 12 pp. 3477–3484, 2010-12 PDF
  • 27 S. Kim, S.‐J. Choi, and Y. Choi "Optically Assisted Charge Pumping on Floating‐Body FETs" IEEE Electron Device Letters, Vol. 31 No. 12 pp. 1365–1367, 2010-12 PDF
  • 26 S.‐J. Choi, J.‐W. Han, S. Kim, D.‐I. Moon, M. Jang, and Y.‐K. Choi "Dopant‐Segregated Schottky Source/Drain FinFET with a NiSi FUSI Gate and Reduced Leakage Current" IEEE Transactions on Electron Devices, Vol. 57 No. 11 pp. 2902–2906, 2010-11 PDF
  • 25 J.‐H. Ahn, S.‐J. Choi, J.‐W. Han, T. J. Park, S. Y. Lee, and Y.‐K. Choi "Double‐Gate Nanowire Field Effect Transistor for a Biosensor" Nano letters, Vol. 10 No. 8 pp. 2934–2938, 2010-10 PDF
  • 24 D.‐I. Moon, S.‐J. Choi, J.‐W. Han, S. Kim, and Y.‐K. Choi "Fin‐Width Dependence of BJT‐Based 1T‐DRAM Implemented on FinFET" IEEE Electron Device Letters, Vol. 31 No. 9 pp. 909–911, 2010-09 PDF
  • 23 S.‐J. Choi, J.‐W. Han, D.‐I. Moon, S. Kim, M. Jang, and Y.‐K. Choi "P‐Channel Nonvolatile Flash Memory With a Dopant‐Segregated Schottky‐Barrier Source/Drain" IEEE Transactions on Electron Devices, Vol. 57 No. 8 pp. 1737–1742, 2010-08 PDF
  • 22 D.‐I. Moon, S.‐J. Choi, J.‐W. Han, and Y.‐K. Choi "An Optically Assisted Program Method for Capacitorless 1T‐DRAM" IEEE Electron Device Letters, Vol. 57 No. 7 pp. 1714–1718, 2010-07 PDF
  • 21 M. Jang, Y. Park, M. Jun, Y. Hyun, S.‐J. Choi, and T. Zyung "The Characteristics of Seebeck Coefficient in Silicon Nanowires Manufactured by CMOS Compatible Process" Nanoscale Research Letters, Vol. 5 pp. 1654– 1657 2010, 2010-07 PDF
  • 20 S.‐J. Choi, J.‐W. Han, D.‐I. Moon, and Y.‐K. Choi "Analysis and Evaluation of a BJT‐Based 1T‐DRAM" IEEE Electron Device Letters, Vol. 31 No. 5 pp. 393–395, 2010-05 PDF
  • 19 S. Kim, O. Yarimaga, S.‐J. Choi, and Y.‐K. Choi "Highly durable and flexible memory based on resistance switching" Solid‐State Electronics, Vol. 54 pp. 392–396, 2010-04 PDF
  • 18 S.‐J. Choi, J.‐W. Han, S. Kim, D.‐I. Moon, M. Jang, and Y.‐K. Choi "High‐Performance Polycrystalline Silicon TFT on the Structure of a Dopant‐Segregated Schottky‐Barrier Source/Drain" IEEE Electron Device Letters, Vol. 31 No. 3 pp. 228–230, 2010-03 PDF
  • 17 C.‐J. Kim, S.‐J. Choi, S.‐W. Ryu, S. Kim, J.‐J. Chang, S. H. Bae, B.‐H. Sohn, and Y.‐K. Choi "A study of the memory effects of metallic core‐metal oxide shell nanocrystals by a micelle dipping technique" Nanotechnology, Vol. 21 No. 12 pp. 125202, 2010-03 PDF
  • 16 S.‐J. Choi, J.‐W. Han, D.‐I. Moon, M. Jang, and Y.‐K. Choi "Fin Width (Wfin) Dependence of Programming Characteristics on a Dopant‐Segregated Schottky‐Barrier (DSSB) FinFET SONOS Device for a NOR‐Type Flash Memory Device" IEEE Electron Device Letters, Vol. 31 No. 1 pp. 2009–2011, 2010-01 PDF